T HE approach to this work will be to review various -v topologies, to utilize previous designs, and then to fabricate several different designs on the special base array and to demonstrate how the designs work. Operational amplifiers have been present since before the dawn of integrated circuits [2] , yet there seem to be few limits to the performance that can be obtained from these devices when matched with the optimum complementary bipolar manufacturing processes [3] .
Applications
for these operational amplifiers, in turn, demand ever higher performance as the circuit design and process technologies evolve to meet each new demand.
In Sections II-IV, several aspects of modern high-speed +/ -5-V operational amplifier design are discussed. Voltagefeedback and current-feedback topologies are addressed with special emphasis on how architectures have evolved over time.
Multistage amplifiers, unity-gain buffers, and solutions to the low-power and low-distortion design problems are reviewed.
In Sections VI-X, a detailed analysis is given of four distinct high-speed, high-performance amplifiers which were fully implemented on one base chip to reduce development cost. Thus, the amplifiers differ only in the metal and capacitor layers.
Many of the circuits contained in this work are covered under patent protection in the United States and other countries. Some of the significant patent sources have been cited especially where the patent document was the only available ManuscriptrecewedFebruary9, 1994; revisedJuly 25, 1994 . source of publication known to the authors. The reader is urged not to assume that duplication here implies that any particular circuit is in the public domain.
II. CURRENT design implemented with discrete transistors in the 1960s
[5]. These designs were mainly low gain-bandwidth, class-A implementations that did not provide the high slew rates that characterize today's current-feedback amplifiers. High slew rate can be achieved in some current-feedback designs since the amount of slew current can be made to be proportional to the input voltage. Traditional differential amplifiers have a fixed amount of bias current in the input-stage which sets a limit of the amount of current available for slewing.
To the authors' knowledge, Fig. 1 Another early commercial two-stage architecture was developed by Roy Gosser for the AD9611 hybrid amplifier shown in Fig. 5 [10]. Using a class-A emitter-follower current mirror for the input-stage, the second-stage integrator was formed around a folded-cascode for maximum bandwidth. In light-load conditions, the output stage also operated class-A avoiding the loss of phase margin across a p-n-p as well as the possibility of thermal tails. During heavy load conditions, the push-pull second-stage boosts the current sinking capabilities. One important point that needs to be emphasized is that this architecture does not have inherently high slew rate. On the rising edge, the slew current is limited to the input-stage bias current. Instead, high slew rate was achieved in the design by using high power and a very small value for the compensation capacitor.
Somewhat related to the AD9611, the first two-stage fully monolithic design was the AD9617 [11] shown in Fig. 6 . It was similar, in that a pole split was formed around a foldedcascode; however, each stage was made fully symmetrical.
Again, the second stage current was reused to boost the output stage's slew rate. Second-stage biasing was accomplished by pushing current through a diode string that forced the secondstage on, and then referencing it to an internally generated ground to set the dc voltage levels. Power consumption, bandwidth, common-mode input range, and simplicity were sacrificed somewhat in this design, but it achieved remarkably low-distortion levels at moderate frequencies [12] . Like the AD9611, this architecture does not have inherently high slew rate.
Because of the absence of first-order slew limiting in a traditional single-stage current-feedback amplifier, one emerging use is for very-low-power circuits. However, to maximize full power bandwidth, there are second order limits on slew rate that must be carefully evaluated. In the model for an elementary diamond follower single-stage current-feedback input-stage (Fig. 7) , the slew rate of the buffer is ultimately limited by the ability of Q5 and Q6 to supply the current necessary to charge the parasitic capacitances. The base current demands of Q3 and Q4 only exacerbate the problem. The approximate equations are: This limitation can be overcome using the circuit shown in Fig. 8 [13] . For a positive going step, the circuit exploits the fact that as Q1's emitter node begins to slew due to Cjsp and Cjcn, Q 1 begins to shut off. However, Q2 is turning on harder to charge the parasitic, Cjsn and Cjcp. Q2's collector current is then recirculated through the bias which increases Q5's charging current. Similarly, for a negative going step, Q1's collector current is recirculated to assist Q6. Diodes Q9 and Q1O protect the bases of Q3 and Q4.
These techniques rely on good matching between the transistors. In reality, the p-n-p capacitance typically is more than twice as large as the n-p-n. Still, slew rate can be increased by an order of magnitude. Fig. 9 is a simulation illustrating the potential improvement for a typical high speed bipolar process. Not only does the circuit of Fig. 7 exhibit poor slew rate, the crossover is highly nonlinear.
III. VOLTAGE-FEEDBACK AMPLIFIERS
In the past decade, current-feedback has emerged as the dominant choice for high-speed amplifier designs; however, recently voltage-feedback has reemerged. Voltage-feedback A fully symmetricrd class-Ai? input stage.
-Vm Nonlnv . Consequently, bipolar operational amplifiers with class-AB input-stages are becoming more common. However, because of the extra number of devices involved in the biasing, the voltage noise is almost always higher. One way to implement this class-AB input-stage is to extend the diamond follower current-feedback input-stage ( Fig. 7) , to a pair of diamond followers, making the input and output characteristics symmetrical, as shown in Fig. 12 . Transconductance is set by the bias current and the common load resistance, Rdgen.
For very low power applications, this stage can be formed using two boosted buffers ( Another solution to the low power problem lies in realizing that in many cases the central difficulty is the drive requirements of the p-n-p (f?p(~) << ,bn(j) ). Fig. 14 shows a class-A13 input-stage arranged so that the p-n-p's no longer rely on current sources. instead, they pull their base current directly from the input. The common-mode input range is no longer fully symmetrical, although this stage does have the benefit of being capable of swinging near ground in a single supply application. 
IV. UNITY-GAIN BUFFERS
While both voltage and current-feedback amplifiers can be configured in gains of +1 V/V, a unity-gain-only amplifier provides added flexibility.
Typical applications, driving cables or flash converters, are unique in that maximum full power bandwidth is required plus the ability to drive large load capacitance. The chief advantage of this dedicated closedIoop buffer is that the feedback loop is connected internally avoiding the delay through an external feedback network.
To evaluate the relative performance of a dedicated buffer, three examples of typical 800 MHz unity-gain buffers are compared. If the feedback was connected outside the package, a simplified total parasitic load model for a standard 8-pin SOIC (Small Outline Integrated Circuit) style package might look like Fig. 16 . Fig. 17 shows a simulation illustrating the three cases. Case 17(a) is the bandwidth plot where there are no parasitic; case 17(b) is the bandwidth plot when the feedback is connected outside the package, on the circuit board; and case 17(c) is the bandwidth plot with the feedback closed on-chip.
Although case 17(c) shows some peaking in the closed-loop response, it is clearly a great improvement over case 17(b).
The remaining instability or peaking shown in case 17(b) comes from the capacitive load which at 2 pF is still very light. There are several ways to improve this situation. The first way is to include a series resistance at the output to isolate the capacitive load from the amplifier. Of course this means that our amplifier no longer has low output resistance which for many applications is a serious disadvantage. Another method is illustrated in Fig. 18 
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High-Z Node Rx integrator type compensations schemes, the inclusion of Rx and Cx could make the stability worse. A final method that is available to a unity-gain-only amplifier is to provide an open-loop output as shown in Fig. 19 . In this case, not only is the feedback connected on-chip, but the output capacitance is isolated from the feedback point by the beta of the drive transistors. The output resistance is not reduced by the loop gain any longer, although it is set by the bias current in the drive transistors and can be arbitrarily low. Also, the bandwidth is not a direct function of the load capacitance. Finally, the feedback loop keeps the offset relatively low.
V. DISTORTION IN BIPOLAR AMPLIFIERS
Harmonic and intermodulation distortion in amplifiers has always been a concern to analog designers. Perhaps the best approach to low-distortion design is to address each distortion source separately. Also, despite the apparent differences, the distortion mechanisms in voltage and current-feedback amplifiers are surprisingly similar. In fact, this is true of most distortion mechanisms. In most designs, the peak input voltage and load resistance are fixed, so as the quiescent current linearly decreases, the distortion exponentially increases. In a high-bias class-A13 stage, some of the even harmonics will cancel. The governing equation can be shown to be:
where Ap and An are the positive and negative going gains respectively, Therefore, to the extent that the positive and negative paths match in both gain and phase, the even harmonics are zero. Although there may be odd harmonics that remain, there can easily be a net decrease in harmonic distortion. To illustrate the importance of gain and phase matching, consider the possible output stages shown in Fig. 21 . The simulation results for a 1.0 Vpk, 20 MHz input are given in Fig. 22 . Even when the devices are the same size with similar bias current, the distortion of the circuit shown in Fig. 21(a) is much lower. In-particular, since the positive and negativẽ going paths contain both an n-p-n and a p-n-p, the even harmonics almost cancel. The near doubling of the third harmonic in circuit 22(b) over 22(a) is caused by the additional parasitic substrate capacitance from the diode-connected transistors. The signal current required to charge that capacitance is drawn from the input and must pass through the diodes. As the diodes are modulated, they generate odd harmonics. They also generate even harmonics which are rejected according to the previous argument.
Another common source of distortion is nonlinear junction capacitance. Although junction capacitance is at its highest in the forward active region, the bias voltage is reasonably constant. Hence, reversed-biased junctions are usually a bigger source of error. The general equation for this junction (6) Now consider the case illustrated in Fig. 23 This same equation applies to a dominant source of distortion in a single-stage operational amplifier. Take, for example, the folded-cascode (Fig. 10) . A large portion of the distortion in those architectures comes from the high-impedance node driving the nonlinear junction capacitance connected to it. If the n-p-n and p-n-p base-collector and the collectorsubstrate capacitances match, the even harmonics tend to zero. They almost never do match, but in some cases additional nonlinear capacitance may be added to the n-p-n to improve the matching and lower distortion. At this frequency, the second harmonic is comparable for both circuit input-stages and, at least with a voltage-feedback amplifier, could be eliminated by differential rejection. With the third harmonic, the current-feedback amplifier is superior.
To improve the third harmonic for the voltage-feedback amplifier, an exotic technique like feed-forward error correction or an increase in power would be required.
VI. SINGLE-CHIP BASE ARRAY USED TO FABRICATE FOUR AMPLIFIERS
With this background in mind, a unique array of components has been fabricated on a common base chip. Consisting of transistors, resistors, and capacitors, the base array was used to produce a family of four state-of-the-art operational amplifiers with highly different characteristics. This approach was selected to maximize productivity of the design effort and to reduce development costs. This methodology required identifying the common elements in each device's architecture while adding the minimum of additional circuitry to form four distinct architectures.
Each amplifier is optimized in some important area such as bandwidth, distortion, slew rate, and power dissipation. An operational amplifier can be represented in block diagram form by the major elements shown in Fig. 26 . Each architecture uses all of these blocks as a way to share their common elements, but the blocks are tailored to the requirements of the individual amplifiers. Table I shows the contrast between the important specifications of each amplifier architecture. A decision was made during the early phases of the project to choose a process that would enable the products to be distinguished on the basis of performance. Another compelling reason to emphasize performance was to offset the fact that die size is not optimum due to the need to accommodate four different designs at one time. The AT&T CBIC-V2 process was chosen to achieve the desired performance. Table II shows a summary of the important features of this process.
VII. DIFFERENTIAL AMPLIFIER ARCHITECTURES Fig. 27 through Fig. 30 show simplified schematics of the four differential operational structures that have been implemented. The widest bandwidth architecture is the foldedcascode and is shown in Fig. 27 . Being a single-stage amplifier, the dominant pole formed by output impedance of the gain stage and the compensation capacitor. Since there are a fewer secondary poles to deteriorate the phase margin than in a typical multi-stage amplifier, the bandwidth is maximized. \J..., This current-feedback amplifier has the property that bandwidth is normally independent of the gain, unlike voltage-feedback amplifiers where the bandwidth varies with the gain setting.
The low-power amplifier shown in Fig. 30 also uses the folded-cascode architecture, and even though the power dissipation is about a third of the higher power version, the bandwidth is only cut in half. This amplifier has the poorest noise performance as a consequence of reduced bias current. It is a well-known fact that proper and adequate power supply capacitive bypassing is essential to the stability of an operational amplifier. Parasitic supply inductance has a tendency to provide a positive internal feedback path which at best will decrease the phase-margin and at worst will cause As the unity-gain bandwidth of the amplifier increases, the tolerance of the amplifier to power supply parasitic inductance decreases. Hence, one of the special features of these amplifiers is the inclusion of 50 pF of onchip bypass capacitance. Although a substantial penalty in die area was paid, it ultimately allowed the standard operational amplifier 8-pin packages and pin-outs to provide bandwidth in excess of 1 GHz.
VIII. INPUT AND GAIN STAGE A. Wideband Ampl&er
The folded-cascode amplifier, Fig. 27 , shows the input applied to the differential input-stage formed by Q1 and Q2.
Emitter resistors R1 and R2 improve the slew rate by allowing the compensation capacitor to be smaller. Collectors of Q1 and Q2 are connected to the emitters of the p-n-p transistors Q4 and Q5 as the signal is directed or "folded" towards the negative bias rail. This arrangement enables a simple singlestage amplifier to have a high common-mode input range as well as a large signal swing at the output. Other architectures achieve similar input and output signal swings, but usually The low-power amplifier architecture shown in Fig. 30 is also a folded-cascode architecture, similar to that of the wideband version. Because of the Darlington style output stage, it was not necessary to use the extra emitter follower used for the wideband amplifier. A bandwidth of 650 MHz is achieved in spite of the power dissipation being reduced by a factor of three. Exceptionally wide bandwidths can be achieved at low current levels, but at the expense of poorer noise performance and slew rate. Examination of (9) shows that the tradeoff can be made between the emitter degeneration resistors R1 + R2 and the compensation capacitor Cc and maintain the same unity-gain bandwidth. Slew rate is given by:
where I is current flowing through the current source Q3. High slew rate also can be maintained at low power levels by setting the value of Cc low which would correspond to a compatible low value of 1. However, once that has been set, the value of the emitter degeneration R1 + R2 must be increased to maintain the desired unity-gain bandwidth which then increases the noise level. This can be seen by: (13) where en is the resistor noise level, k is Boltzman's constant, T is temperature, B is noise bandwidth, and R is resistance. Fig. 31 and Fig. 32 show the schematics of the output stages used for the differential amplifiers. The schematic in Fig. 31 is used for all of the amplifiers except for the low-power version. For the typical output stage, the signal is applied to the common bases Q3 and Q4. The output of these emitter followers is then sent to the bases of the output transistors Q8 and Q9. Bias for Q3 is developed through current source Q2. The value of the bias current is determined by the Vbe of Q 1 being applied across R2. In a similar manner, the bias current for Q5 is established through the action of Q5, Q6, and R3.
IX. OUTPUT STAGES
Transistor pairs Q7-Q11 and Q1O-Q12 guarantee adequate output current drive due even for the worst case low beta that could occur due to process and temperature extremes. Load current flowing through either Q8 or Q9 is reflected through the current mirror action of Q7 or Q1O so that an increase in output current is conducted through Q 11 or Q 12 depending upon the polarity of the signal. The total quiescent current drain for this output buffer is 7 mA and is capable of supplying 50 mA into a 50-fl load. The bandwidth of this output stage is in excess of 5 GHz which is wide enough not to cause phase-margin difficulties. The output stage shown in Fig. 32 was designed to be the buffer for the low-power amplifier, drawing just 3.1 mA. The entire current drain for the low-power amplifier is only 5.5 mA. The input signal is applied to the bases of Q3 and Q4. The positive going signal is level shifted by Q5 before being applied to the base of Q1O. The emitter of Q 10 then driven by the p-n-p emitter follower Q 12. Bias for this group of transistors is established by current source Q6. R2 attached to the emitter of Q6 determines the value of the bias current. The node labeled Bias Line is connected to the bias circuitry associated with the rest of the amplifier. Negativegoing signals are processed in an analogous manner through Q3, Q2, Q7, and the output n-p-n emitter follower Qll, Q1 and R1 establish the bias for the previously mentioned transistors. The compound connection of Q8 and Q9 are used to bias the output stage Q11 and Q12.
X. BIASING
The biasing circuitry is shown in Fig. 33 . where 1 is the value of the current, VT' is temperature, R = R3 = R4 and A2, A3, 
Since the current given by (14) increases with temperature and the current given by (15) decreases with temperature, it is possible to sum these two currents to create a combined current that is approximately independent of the temperature. Additionally, this combined current source has a high degree of power supply independence which is ideal for biasing an operational amplifier. Also, (14) and (15) indicate, to the first order, that power supply does not effect the bias current at all. Those equations neglect the output impedance of the transistors, which is responsible for some power-supply dependence. Schematics of the previously described amplifiers make reference to connections labeled bias line. Transistor Q 1 and resistor RI form a biasing rail that is used to bias the current sources attached to the positive power supply or various parts of the amplifier. Q6 and R5 perform the same function for circuits attached to the negative power supply in various parts of the amplifier.
XI. CONCLUSION
"Never throw anything away" is the phrase that best describes the evolutionary development of operational amplifiers. Going back to circuits developed nearly a half century ago, today's operational amplifier designer has a vast supply of circuits to draw from in implementing new designs. This article has traced the evolution to a real design application that made use of many of the circuits and techniques developed over time. The net result is not only time saving for the designer, but reduced cost for the development of state-of-the art operational amplifiers using the most sophisticated processing technology available.
